Simulation and Analysis of ASCAD Multilevel Inverter with SPWM for Photovoltaic System

K.Aswini1, K.Nandhini2, S.R.Nandhini3, G.Akalya4, B.Rajeshkumar5, M.Valan Rajkumar6

Abstract: In high voltage and high power application the multilevel inverter (MLI) is more popular one. To obtain high voltages with low harmonics and lower electromagnetic interference (EMI) the multilevel inverter used as unique structure and it also different from other topologies. This paper presents that the 21-level of multilevel inverter using Asymmetrical Cascaded MLI topology. With the help of single phase with various different techniques, multilevel inverter is implemented. The technique used in this paper is sinusoidal pulse width modulation (SPWM). When compared with other topologies it requires only less number of components and circuits of gate drive. By using of MATLAB/Simulink R2014a software version the simulation result will be obtained.

Keywords: Multilevel inverter (MLI), Asymmetrical cascaded Multilevel Inverter (ACMLI) topology and sinusoidal pulse width modulation (SPWM).

1. INTRODUCTION

Multi-level power conversion is used to provide more than two voltage level to achieve smoother and less distorted dc to ac power conversion and it can generate a multiple-step voltage waveform with less distortion, less switching frequency and higher efficiency. Multilevel inverters have become more popular over the years in high power and high voltage applications. Whereas conventional two level inverter have some limitations in high power high voltage applications due to switching losses and power ratings [1-5].

Multilevel inverter offers several advantages over two-level inverter; it improves the output voltage waveform, reduced (dv/dt) voltage stress on the load and also reduces electromagnetic interference problems, but it has some disadvantages when the number of voltage levels increases such as; complex PWM controlling method, voltage balancing problems are introduced and higher number of semiconductor switches are required.

Each switch requires a separate gate driver circuit, therefore increasing the complexity and size of the overall circuit. For this problem, lower voltage rated switches can be used in multilevel inverter instead of higher number of semiconductor switches which can be used to minimized cost of the semiconductor switches as compared to two level inverters [6-8]. There are different conventional multi-level inverters topology mainly classified as Diode clamped multilevel inverter (DCMLI) [9-10], Flying capacitor inverter (FCMLI), cascaded H-bridge multilevel inverter (CHBMLI).

In 1981 a three level diode clamped multilevel inverter schemes proposed by Nabae [11]. The flying capacitor inverter structure is similar to that of diode clamped inverter but the main difference is that instead of clamping diodes, flying Capacitors are used. The control method of cascaded H Bridge multilevel is more convenient than other multilevel inverter because it doesn't have any clamping diode and flying capacitor. Cascaded multilevel inverter reaches higher reliability [12-15].

The cascaded inverter is used for large automotive electric drives. However, the requirement of more number of switches and separate dc source for each cell becomes a problem especially at higher level. Cascaded h-bridge multilevel inverter consists of separate dc links for each h-bridge cell so it is easily controllable. Cascaded h-bridge multilevel inverter has some drawback that by increasing the number of voltage levels numbers of switching devices given by 2(N+1) also increase [16]. This paper proposes a 21-level multi-level inverter with ACMIL topology which requires less number of switches and gate driver circuits as compared to conventional multilevel inverters.

The proposed multilevel inverter topology [17-21] here is implemented in single-phase with different PWM techniques. The pulse-width modulation (PWM) control is the most efficient technique of controlling output voltage within the inverters. The carrier based PWM schemes used for multilevel inverters is the most efficient method, realized by the intersection of a
modulating signal with triangular carrier waveform. The paper tries to prove that ACMLI topology is better than conventional multilevel inverters topology in terms of their number of components and THD.

2. PROPOSED TOPOLOGY

A single DC supply to output voltages two level 0 and V. It is used two switches S1 and S2. If switch S1 is ON, output voltage are V and switch S2 is ON output voltage are zero. Switches S1 and S2 are OFF simultaneously to avoid the occurrence of short circuit across the DC supply. A three-phase asymmetrical n-level reduced devices cascading inverter shown in Fig.1 In this circuit, the DC-bus voltage is split into each cell. Which are connected in series and desired number of level can be achieved by series connection of switch.

The proposed ACMLI topology for 21-level inverter requires twelve semiconductor switches and four isolated dc sources shown in Fig2 [9] which separates output voltage in two parts. One part is called level generation part (left side) and is responsible for level generating in positive polarity & negative polarity.

The main purpose of this proposed ACMLI topology is to control the EMI, minimize the total harmonic distortion with different PWM techniques and it also minimizes power semiconductor switches than conventional multilevel inverter. For a conventional single-phase 21-level inverter, it uses 40 switches, whereas the proposed topology uses only 12 switches phase MLI with the same principle. The proposed topology is a symmetrical topology because all the values of all voltage sources are equal. Therefore, it does not have voltage-unbalancing due to fixed dc voltage values.

In comparison with a cascade h-bridge inverter topology, proposed topology simulations [11] requires only one-third of isolated power. The major advantage of the proposed configuration is that in continuous current mode of operation contents can be reduced drastically. Here proposed topology is also used for three supplies used in a cascade-type inverter [10].

![Fig 1: Proposed n-level asymmetrical reduced device cascaded MLI](image)

The other part is called polarity generation part (right side) and is responsible for generating the polarity of the output voltage. This topology combines the two parts (left part and right part) to generate the multi-level output voltage waveform.

![Fig 2: Proposed single-phase asymmetrical cascade 21-level inverter for line to ground voltages](image)

3. OPERATION FOR THE PROPOSED TOPOLOGY

The operation of the proposed topology has been discussed in detail and has been verified with the help of with “10Vdc” (i.e., level +10). Operation of the proposed 21-level MLI The output voltage will be “9Vdc” (i.e., level +9) when switches S2, S3, S5 and S7 are turned “on”. When S1, S4, S5 and S7 switches are turned “on” the output voltage will be “8Vdc” (i.e., level +8).
4. MODES OF OPERATION:

![Diagram of Voltage Level Switching State and Output Voltage]

<table>
<thead>
<tr>
<th>Voltage Level</th>
<th>Switching State</th>
<th>Output Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>+10</td>
<td>1 0 1 0 1 0 1 0 1 0 1 1 0 0</td>
<td>10V</td>
</tr>
<tr>
<td>+9</td>
<td>0 1 1 0 1 0 1 0 1 1 0 0</td>
<td>9V</td>
</tr>
<tr>
<td>+8</td>
<td>1 0 0 1 1 0 1 0 1 1 0 0</td>
<td>8V</td>
</tr>
<tr>
<td>+7</td>
<td>0 1 0 1 1 0 1 0 1 1 0 0</td>
<td>7V</td>
</tr>
<tr>
<td>+6</td>
<td>1 0 1 0 1 0 0 1 1 1 0 0</td>
<td>6V</td>
</tr>
<tr>
<td>+5</td>
<td>1 0 0 1 0 1 1 0 1 1 0 0</td>
<td>5V</td>
</tr>
<tr>
<td>+4</td>
<td>0 1 0 1 0 1 0 1 1 1 0 0</td>
<td>4V</td>
</tr>
<tr>
<td>+3</td>
<td>1 0 1 0 0 1 0 1 1 1 0 0</td>
<td>3V</td>
</tr>
<tr>
<td>+2</td>
<td>0 1 1 0 0 1 0 1 1 1 0 0</td>
<td>2V</td>
</tr>
<tr>
<td>+1</td>
<td>1 0 0 1 0 1 0 1 1 1 0 0</td>
<td>1V</td>
</tr>
<tr>
<td>0</td>
<td>0 1 0 1 0 1 0 1 1 1 0 0</td>
<td>0V</td>
</tr>
<tr>
<td>-1</td>
<td>1 0 0 1 0 1 0 1 1 0 0 1 1</td>
<td>-1V</td>
</tr>
<tr>
<td>-2</td>
<td>0 1 1 0 0 1 0 1 1 0 0 1 1</td>
<td>-2V</td>
</tr>
<tr>
<td>-3</td>
<td>1 0 1 0 0 1 0 1 1 0 0 1 1</td>
<td>-3V</td>
</tr>
<tr>
<td>-4</td>
<td>0 1 0 1 0 1 1 0 0 0 1 1</td>
<td>-4V</td>
</tr>
<tr>
<td>-5</td>
<td>1 0 0 1 0 1 1 0 0 0 1 1</td>
<td>-5V</td>
</tr>
<tr>
<td>-6</td>
<td>1 0 1 0 1 0 0 1 1 0 0 1 1</td>
<td>-6V</td>
</tr>
<tr>
<td>-7</td>
<td>0 1 0 1 1 0 1 0 0 0 1 1</td>
<td>-7V</td>
</tr>
<tr>
<td>-8</td>
<td>1 0 0 1 1 0 1 0 0 0 1 1</td>
<td>-8V</td>
</tr>
<tr>
<td>-9</td>
<td>0 1 1 0 1 0 1 0 0 0 1 1</td>
<td>-9V</td>
</tr>
</tbody>
</table>
When switches $S_1$, $S_3$, $S_5$ and $S_7$ are turned "on" the output voltage will be the output voltage will be "5Vdc" (i.e., level +5) when switches $S_1$, $S_4$, $S_6$ and $S_7$ are turned "on”. When $S_2$, $S_4$, $S_6$ and $S_7$ switches are turned “on” the output voltage will be “4Vdc” (i.e., level +4). When switches $S_2$, $S_4$, $S_5$ and $S_7$ are turned on the output voltage will be “7Vdc” (i.e., level +7). When switches $S_1$, $S_3$, $S_5$ and $S_8$ are turned "on" the output voltage will be “6Vdc” (i.e., level +6). Asymmetrical cascaded topology can be easily explained with the help of fig. 2 and table I. Continuous current operation the current of both thyristors overlaps.

When switches $S_1$, $S_3$, $S_6$ and $S_8$ are turned on the output voltage will be “3Vdc” (i.e., level +3). The output voltage will be “2Vdc” (i.e., level +2) when switches $S_2$, $S_3$, $S_6$, and $S_8$ are turned “on”. When $S_1$, $S_3$, $S_6$ and $S_8$ switches are turned “on” the output voltage will be “V dc” (i.e., level +1). When switches $S_2$, $S_4$, $S_6$ and $S_8$ are turned “on” the output voltage is zero (i.e., level 0). Switches $S_9$, $S_{10}$, $S_{11}$ and $S_{12}$ are used for a complementary pair. When $S_{10}$ and $S_{11}$ are turned “on” together, positive half cycle (level: +1, +2, +3, and +4) can be generated and when $S_9$ and $S_{12}$ are turned “on” together, negative half cycle (level: -1, -2, -3, and -4) can be generated across load.

But the increase of level adds to the cost of converter and more number of secondary windings. So, a suitable compromise has to be made between the THD of the line current and cost of additional hardware. When the circuit works in inverter mode, the dc source transfers power to the main (ac source). The THD and Power flow analysis is done for various configuration of switching angles. The effect of variation of dc voltage on the THD and the power transfer is also analyzed. Though a battery has been considered as a dc source for simulation as well as experimental analysis, the result obtained can be utilized when using solar PV panel. The major advantage of the proposed configuration is that in continuous current mode of operation, the waveform resembles a stepped sinusoidal wave and with suitable selection of switching angles the harmonic contents can be reduced drastically. In general, the load current can be either continuous or discontinuous.

There are different pulse width modulation strategies as given below [12-13].

1. **Phase Disposition Pulse Width Modulation (PD PWM)**: In phase disposition pulse width modulation strategy, where all carrier waveforms are in same phase. Phase opposition disposition pulse width modulation (POD PWM): In phase opposition disposition pulse width modulation strategy, where all carrier waveforms above zero.
reference are in phase and below zero reference are 1800 out of phase. Alternate phase opposition disposition pulse width modulation (APOD PWM): In alternate phase opposition disposition PWM scheme where every carrier waveform is in out of phase with its neighbor carrier by 180°.

Phase-shifted pulse width modulation (PS PWM): A carrier phase shifted PWM for multi-level inverter is used to generate the stepped multi-level output voltage waveform with lower percentage THD. In proposed, before implementing the Multicarrier PWM Techniques, the gating signals of multi-level inverter switches are generated by comparing sinusoidal reference wave with triangular carrier waves at specific intervals of time producing the characteristic multistep output waveform. MLI with N levels requires (N-1) triangular carriers. In phase shifted PWM, all the triangular carriers have same frequency and same peak to peak amplitude.

6. SIMULATION RESULTS

The Fig.1 & 2 shows the proposed topology model of single-phase n-level & single-phase 21-level ACMLI. Table II shows THD comparison between different PWM techniques. The simulation parameters are as following R = 10 ohms, L = 10mH, and dc source voltage is 400V; Carrier signal frequency is 1 kHz. In this paper, four PWM techniques are used PD, POD, APOD, PS, VF and CO with different modulation index (Ma). For Ma = 1.0, and Mf = 20, corresponding (%) THD are PS = 5.54, PD = 5.78, POD = 6.01, APOD = 5.10, shown in Fig. 6.1 – 6.6.

Fig 4: Single-Phase current by PSPWM for 24-level inverter with R-L load

Fig 5: Single-Phase Voltage by PSPWM for 24-level inverter with R-L load

Fig 6.4: FFT analysis by PSPWM for R-L load (Ma=1.0, Mf=20).

Fig 7: Required number of single phase components for different multi-level inverter topologies.

Fig. 7 shows the required number of single phase components for different multilevel inverter topologies. So it is clearly shows that the proposed ACMLI topology is requires less number of components than other conventional topologies so as the voltage level increases the number of components will decreases particularly for higher voltage levels [14-15].

7. CONCLUSION

In this project, we are reducing the harmonic contents and number of switches using a new topology. It is proved that, the proposed work of Single phase 21-level MLI output voltage THD is reduced and improve the efficiency of system compare with different conventional topologies of single phase and three-phase 21-level MLI. Harmonic analysis carried out using MATLAB R2014a version software. This proposed MLI topology requires less number of components as compared to conventional MLI inverters. Simulation results show the performance of single-phase MLI with different PWM techniques.
REFERENCES


